AN946

VIPer100 THE MOST ADVANCED MONLITHIC SOLUTION FOR OFF-LINE PRIMARY CONVERTERS

by A. Russo, A. Bailly, A. Vitanza, R. Musarra

APPLICATION NOTE

INTRODUCTION

Following the ever increasing consumer market needs for Advanced - albeit cost effective solutions for Off Line Switch Mode Power Supplies, SGS-THOMSON Microelectronics has developed the VIPerXX0 family of monolithic devices for SMPS applications. These devices were developed using the well consolidated VIPower® M0 technology.

Figure 1. VIPower® M0 technology Cross Section

SGS-THOMSON MICROELECTRONICS

VIPer100/100A and VIPer50/50A combines on the same silicon chip a state-of-the-art PWM circuit with current mode control and a dedicated compensation path together with an optimized high voltage avalanche rugged Vertical Power MOSFET. Housed in the 5 lead TO-220 as well as in the PowerSO-10 surface mounting package, they both offer maximum flexibility to designers allowing a primary or secondary regulation loop despite using around 50% less components when compared with a discrete implementation.



The VIPower® M0 technology uses enhancement and depletion N-MOS signal transistors for the logic section built into a p-well buried layer, and a Vertical DMOS power transistor as the output stage. The voltage capability for this technology ranges from 30V to 1,200V, while the vertical Power MOSFET output stage - the same as for the discrete counterpart - allows high power level handling.

Power stage output

n + substrate

Start up of the circuit is insured by an internal high voltage current source which is switched off during normal operation. Adjustable switching frequency up to 200KHz is achieved by an external R-C network. Synchronisation to an external clock generator is also possible. Built-in overtemperature protection offers excellent safety and silicon self protection in the case of abnormal operating conditions.

Burst mode operation is an additional feature of this device, offering the possibility to operate in stand-by mode without extra components and allowing the VIPerXX0 to meet the new Germany's "Blue Angel" Eco Norm with less than 1W total power dissipation for the system when working in that condition.

TYPE	BVDSS	I _{Dmin}	^R DS(on) @ T _J = 25 ⁰ C
VIPer100/SP	600V	ЗA	2.5Ω @ I _D = 2A
VIPer 100A/ASP	670V	3A	3.3Ω @ I _D = 2A
VIPer50/SP	600V	1.5A	5 Ω@ I _D = 1A
VIPer 50A/ASP	670V	1.5A	6.6Ω @ I _D = 1A

The VIPer100 can be efficiently used for implementing a current mode flyback configuration in the discontinuous inductor current mode, with a power capability of 100W on a European voltage range (180 to 270VAC) and 50W for a universal input voltage range (85 to 270VAC).

Set Top Box Satellite Receivers, Decoders, Video Recorders, Digital Video Disk, Laptops, Monitors, Camcorders, Television sets, Battery chargers, and Open frame power supply represent only a small selection of products that can be easily equipped with a VIPerXX0 benefitting from all the advantages of the best integrated solution available on the market.

There is a greatly increased overall reliability of the system due to an approximately 50% reduction in the components used with respect to a similar discrete implementation and complete protections built into the silicon.

Additional advantages of VIPerXX0 family devices, when compared to existing monolithic solutions, include:

a) The useful duty cycle range extends from 0 to about 90% for VIPerXX0 versus the 3% to 70% available on the market. The main benefit for users is the possibility to operate in stand-by mode with nearly zero power output.







b) Larger regulation loop bandwidth. VIPerXX0 provides a specific path for compensation components (COMP pin), offering a maximum of freedom for the users to adjust the regulation bandwidth with good repetitivity.

c) Excellent good line regulation because of the current mode control topology.

d) Better regulation point voltage because of the higher value of this voltage when compared with monolithic solutions available on the market. This allows greater precision of the output voltage especially in the case of a primary regulation. A constant $R_{DS(ON)}$ value versus drain current is also assured.

VIPer100 Family Highlights:

- * ADJUSTABLE SWITCHING FREQUENCY UP TO 200 KHZ
- * CURRENT MODE CONTROL
- * SOFT START AND SHUT DOWN CONTROL
- * AUTOMATIC BURST MODE OPERATION IN STAND-BY CONDITION ABLE TO MEET "BLUE ANGEL" NORM (<1W TOTAL POWER CONSUMPTION)
- * INTERNALLY TRIMMED ZENER REFERENCE
- * UNDERVOLTAGE LOCK-OUT WITH HYSTERESIS
- * INTEGRATED START UP SUPPLY
- * AVALANCHE RUGGED
- * OVERTEMPERATURE PROTECTION
- * LOW STAND-BY CURRENT
- * ADJUSTABLE CURRENT LIMITATION

Typical Application Circuits:

Two typical application examples for secondary and primary regulation are given for figures 3 and 4. Both circuits are current mode Flyback Converters operating in the discontinuous inductor current mode.

For both circuits the switching frequency was fixed to 100KHz.

Main advantages of the Flyback Converters operating in the discontinuous inductor current mode are:

* All outputs will track each other within +/- 5-10% without post-regulation. Dynamic crossregulation is also very good;

* The flyback transformer used in the discontinuous mode can be much smaller because the stored inductive energy is lower with respect to the energy required in comparable continuous mode circuits;

* Load current in the Power MOSFET output stage is zero during turn-on avoiding turn-on losses or turn-on snubber circuits. Conducted EMI is also reduced;

* Regulation loop is easy to compensate because of the single pole (resulting in a single capacitor filter);

* Transient response is excellent.







Component List:

F1 = 2A , 250VAC L1 = RN114-2/02 SCHAFFNER $L2 = 1 \mu H$ $C1 = 0.1 \mu F$, 400VAC C2 = 150 µF, 400V C3 = 47 µF, 16 V3.9nF, 200V C4 = 4.7 nF $C5 = 68 \, nF$ $C6 = 1 \ \mu F, 10V$ C7 = 2,200+1,000 mF - 16V, EKR C8 = 470µF - 16V, EKR C9 = 1nF - 400V Class Y C10 = 5.6nF - 200V Cx = 100nFBR1 = 400V. 1A D1 = BYT11-600D2 = BYW81-100

D3 = 1N4448IC1 = VIPer100IC2 = TL431ISO1 = 4N25R1 = 20.0 $R2 = 5.6 K\Omega$, 1/8W $R3 = 1K\Omega, 1/8W$ $R4 = 10\Omega, 1/8W$ $R5 = 4.7 K\Omega$, 1/8W $R6 = 82K\Omega$. 1/8W $R7 = 18K\Omega$. 1/4W $R8 = 1.2K\Omega, 1/4W$ $Rx = 2.2K\Omega$ T1 = Transformer $L_{P} = 150 \mu H$ $N_P/N_S = 7.83$ (See Transformer section)





Figure 4. Off-Line Flyback SMPS with primary regulation, Wide Input Voltage Range, 50W Power Output

Component List :

F1 = 2A , 250VAC L1 = RN114-2/02 SCHAFFNER $L2 = 1 \mu H$ $C1 = 0.1 \mu F$, 400VAC C2 = 150 µF, 400V C3 = 47 µF, 16 V3.9nF, 200V C4 = 4.7 nFC5 = 18 nFC6 = 560 nFC7 = 2,200+1,000 µF - 16V, EKR C8 = 470µF - 16V, EKR C9 = 1nF - 400V Class Y C10 = 5.6nF - 200V BR1 = 400V. 1A D1 = BYT11-600D2 = BYW81-100

D3 = 1N4448IC1 = VIPer100 R1 = 20Ω R2 = 5.6KΩ, 1/8W R3 = 3.9KΩ, 1/8W R4 = 10Ω, 1/8W Rx = 2.2KΩ T1 = Transformer L_P = 150µH N_P/N_S = 7.83 (See Transformer section)





VIPerXXX FAMILY PINS FUNCTIONAL DESCRIPTION:

Figure 5. VIPer100[™] - Internal Block Diagram

* Drain pin :

Integrated power MOSFET drain pin. It provides internal bias current during start-up via an integrated high voltage current source which is switched off during normal operation. The device is able to handle an unclamped current during its normal operation, assuring self protection against voltage surges, PCB stray inductance, and allowing a snubberless operation for low output power.

* Source pin :

Power MOSFET source pin. Primary side circuit common ground connection.

* V_{DD} pin :

This pin provides two functions :

It corresponds to the low voltage supply of the control part of the circuit. If V_{DD} goes below 8V, the start-up current source is activated and the output power MOSFET is switched off until the Vdd voltage reaches 11V. During this phase, the internal current consumption is reduced, the V_{DD} pin is sourcing a current of about 1mA and the COMP pin is shorted to ground. After that, the current source is shut down, and the device tries to start up by switching again.

This pin is also connected to the error amplifier, in order to allow primary as well as secondary regulation configurations. In case of primary regulation, an internal 13V trimmed reference voltage is used to maintain V_{DD} at 13V. For secondary regulation, a voltage between 8.5V and 12.5V will be put on V on by transformer design, in order to stick the output of the transconductance amplifier to the high state. The COMP pin behaves as a constant current source. and can easily be connected to the output of an optocoupler. Note that any overvoltage due to regulation loop failure is still detected by the error amplifier through the Vdd voltage, which cannot surpass 13V. The output voltage will be somewhat higher than the nominal one, but still under control.

* Comp pin :

This pin provides two functions :

It is the output of the error transconductance amplifier, and allows for the connection of a compensation network to provide the desired transfer function of the regulation loop. Its' bandwidth can be easily adjusted to the needed value with the usual components value.



As stated above, secondary regulation configurations are also implemented through the COMP pin.

When the COMP voltage goes below 0.5V, the shut-down of the circuit occurs, with a zero duty cycle for the power MOSFET. This feature can be used to switch off the converter, and is automatically activated by the regulation loop (whatever the configuration) to provide a burst mode operation in case of negligible output power or open load condition.

* Osc pin :

An R_T - C_T network must be connected on that pin to define the switching frequency. Note that despite the connection of R_T to V_{DD} , no significant frequency change occurs for V_{DD} varying from 8V to 15V. It provides also a synchronisation capability, when connected to an external frequency source. For R_T > 1.2 $K\Omega$ $\,$ the switching frequency can be calculated as:

$$F_{sw} = \frac{2.3}{R_{T} \cdot C_{T}} \cdot D_{MAX}$$
$$D_{MAX} = 1 - \frac{550}{R_{T} - 150}$$

where the recommended oscillator Duty Cycle at F_{SW} = 100KHz is: D_{MAX} > 80%.



Figure 6. Switching frequency versus RT for different values of CT







Operational Description:

Current mode topology :

The current mode control method, like the one integrated in the VIPer100/100A uses two control loops - an inner current control loop and an outer loop for voltage control. When the Power MOSFET output transistor is on, the inductor current (primary side of the transformer) is monitored with the SenseFET technique and converted into a voltage Vs proportional to this current. When Vs reaches VCOMP (the amplified output voltage error) the power switch is switched off. Thus, the outer voltage control loop defines the level at which the inner loop regulates peak current through the power switch and the primary winding of the transformer.

Excellent open loop D.C. and dynamic line regulation is ensured due to the inherent input voltage feedforward characteristic of the current mode control. This results in an improved line regulation, instantaneous correction to line changes and better stability for the voltage regulation loop.

Current mode topology also ensures good limitation in the case of short circuit. During a first phase the output current increases slowly following the dynamic of the regulation loop. Then it reaches the maximum limitation current internally set and finally stops because the power supply on V_{DD} is no longer correct.

For specific applications the maximum peak current internally set can be overridden by externally limiting the voltage excursion on the COMP pin.

An integrated blanking filter inhibits the PWM comparator output for a short time after the integrated Power MOSFET is switched on. This function prevents anomalous or premature termination of the switching pulse in the case of current spikes caused by primary side capacitance or secondary side rectifier reverse recovery time. **Stand-by Mode :**

Stand-by operation in nearly open load condition automatically leads to a burst mode operation allowing voltage regulation on the secondary side. The transition from normal operation to burst mode operation happens for a power Pstby given by :

$$\mathsf{P}_{\mathsf{STBY}} = \frac{1}{2} \cdot \mathsf{L}_{\mathsf{P}} \cdot \mathsf{I}_{\mathsf{STBY}}^2 \cdot \mathsf{F}_{\mathsf{SW}}$$

where :

 $L_{\rm P}$ is the primary inductance of the transformer.

F_{SW} is the nominal switching frequency.



I_{STBY} is the minimum controllable current, corresponding to the minimum on time that the device is able to provide in normal operation. This current can be computed as :

1	(tb + td) X V _{IN}
'STBY =	Lp

tb + td is the sum of the blanking time and of the propagation time of the internal current sense and comparator, and represents roughly the minimum on time of the device. Note that PSTBY may be affected by the efficiency of the converter at low load, and must include the power drawn on the primary auxiliary voltage.

As soon as the power goes below this limit, the auxiliary secondary voltage starts to increase above the 13V regulation level forcing the output voltage of the transconductance amplifier to low state (V_{COMP} < V_{COMPth}). This situation leads to the shutdown mode where the power switch is maintained in the off state, resulting in missing cycles and zero duty cycle. As soon as V_{DD} gets back to the regulation level and the V_{COMPth} threshold is reached, the device operates again. The above cycle repeats indefinitely, providing a burst mode of which the effective duty cycle is much lower than the minimum one when in normal operation. The equivalent switching frequency is also lower than the normal one. leading to a reduced consumption on the input main lines.

This mode of operation allows the VIPerXX0 devices to meet the new German "Blue Angel" Norm with less than 1W total power consumption for the system when working in stand-by mode. The output voltage remains regulated around the normal level, with a low frequency ripple corresponding to the burst mode.

The amplitude of this ripple is very low (< 10mV RMS), because of the output capacitors and of the low output current drawn in such conditions. The normal operation resumes automatically when the power get back to higher levels than Pstby.

High Voltage start-up Current Source :

An integrated high voltage current source provides a bias current from the DRAIN pin during the start-up phase. This current is partially absorbed by internal control circuits which are placed into a standby mode with reduced consumption and also provided to the external capacitor connected to the VDD pin. As soon as the voltage on this pin reaches the high voltage threshold VDDon of the UVLO logic, the device turns into active mode and starts switching. The start up current generator is switched off, and the converter should normally provide the needed current on the VDD pin through the auxiliary winding of the transformer, as shown in figure 8.



SGS-THOMSON MICROELECTROMICS

Figure 8. Behaviour of the high voltage current source at start-up

In case of an abnormal condition where the auxiliary winding is unable to provide the low voltage supply current to the VDD pin (i.e. short circuit on the output of the converter), the external capacitor discharges itself down to the low threshold voltage VDDoff of the UVLO logic, and the device goes back to the inactive state where the internal circuits are in standby mode and the start up current source is activated. The converter enters an endless start up cycle, with a start-up duty cycle defined by the ratio of charging current towards discharging when the VIPerXX0 device tries to start.

This ratio is fixed by design from 2 to 15, which gives a 12% start up duty cycle while the power dissipation at start up is approximately 0.6W, for a 230Vrms input voltage.

This low value of start-up duty cycle prevents the stress of the output rectifiers and of the transformer when in short circuit.

The external capacitor CVDD on the VDD pin must be sized according to the time needed by the converter to start up, when the device starts switching. This time tss depends on many parameters, among them which transformer design, output capacitors, soft start feature and compensation network implemented on the COMP pin.

The following formula can be used for defining the minimum capacitor needed :

 $CV_{DD} > \frac{I_{DD} \cdot t_{ss}}{V_{DDhys}}$ where:

 I_{DD} is the consumption current on the V_{DD} pin when switching. Refer to specified I_{DD1} and I_{DD2} values.

Figure	9.	Mixed	Soft	Start	and	Compensation
iguic	υ.	IVIIAGU	001	otart	anu	Compensation



 $t_{SS} \,$ is the start up time of the converter when the device begins to switch. Worst case is generally at full load.

 V_{DDhys} is the voltage hysteresis of the UVLO logic. Refer to the minimum specified value.

Soft start feature can be implemented on the COMP pin through a simple capacitor which will be also used as the compensation network.

In this case, the regulation loop bandwidth is rather low, because of the large value of this capacitor. In case a large regulation loop bandwidth is mandatory, the schematics of figure 9 can be used.

It mixes a high performance compensation network together with a separate high value soft start capacitor. Both soft start time and regulation loop bandwidth can be adjusted separately.

If the device is intentionally shut down by putting the COMP pin to ground, the device is also performing start-up cycles, and the V_{DD} voltage is

oscillating between V_{DDon} and V_{DDoff}.

This voltage can be used for supplying external functions, provided that their consumption doesn't exceed 0.5mA.

Figure 10 shows a typical application of this function, with a latched shut down. Once the "Shutdown" signal has been activated, the device remains in the off state until the input voltage is removed.

Figure 10. Latched Shut Down





Transconductance Error Amplifier

The VIPer100/100A includes a transconductance error amplifier. Transconductance Gm is the change in output current (I_{COMP}) versus change in input voltage (VDD). Thus:

$$G_{M} = \frac{\partial I_{COMP}}{\partial V_{DD}}$$

The output impedance Z_{COMP} at the output of this amplifier (COMP pin) can be defined as :

$$Z_{\text{COMP}} = \frac{\partial V_{\text{COMP}}}{\partial I_{\text{COMP}}} = \frac{1}{G_{\text{m}}} \times \frac{\partial V_{\text{COMP}}}{\partial V_{\text{DD}}}$$

This last equation shows that the open loop gain AVOL can be related to Gm and Z_{COMP} :

$$\mathbf{A}_{VOL} = \mathbf{G}_{m} \times \mathbf{Z}_{COMF}$$

where the Gm value for VIPer100TM is typically 1.5 mA/V.

Gm is well defined by specification, but ZCOMP and therefore AVOL are subject to large tolerances. An impedance Z can be connected between the COMP pin and ground in order to define more accurately the transfer function F of the error amplifier, according to the following equation, very similar to the one above :

$$F(s) = G_m X Z(s)$$

The error amplifier frequency / phase response is reported in figures 11 and 12 for different values of a simple resistance connected on the COMP pin. The unloaded transconductance error amplifier shows an internal Z_{COMP} of about 330 K $\Omega.$

Figure 11. Error Amplifier Frequency Response







Figure 12. Error amplifier Phase response



More complex impedance can be connected on the COMP pin to achieve different compensation laws. A capacitor will provide an integrator function, thus eliminating the DC static error, and a resistance in series leads to a flat gain at higher frequency, insuring a correct phase margin. This configuration is illustrated in figure 13.



Figure 13. Typical compensation network.

Figure 14. Slope compensation



It is interesting to implement a slope compensation when working in continuous mode with a duty cycle higher than 50%. Figure 14 shows such a configuration. Note that R1 and C2 build the classical compensation network, and Q1 is injecting the slope compensation with the correct polarity from the oscillator sawtooth.

External Clock Synchronization:

The OSC pin provides a synchronisation capability, when connected to an external frequency source.

Figure 15 shows one possible schematic to be adapted depending the specific needs. If the proposed schematic is used, the pulse duration must be kept at a low value (500ns is sufficient) for minimizing consumption. The optocoupler must be able to provide 20mA through the optotransistor.

Figure 15. External clock synchronization



Primary Peak Current limitation:

The primary I_{DPEAK} current and, as resulting effect, the output power can be limited using the simple circuit shown in figure 16. The circuit based on Q1, R1 and R2 clamps the voltage on the COMP pin in order to limit the primary peak current of the device to a value: (V_{COMP} -0.5)

where:

$$I_{\text{Dpeak}} = \frac{1}{H_{\text{ID}}}$$
$$I_{\text{COMP}} = 0.6 \times \frac{R1 + R2}{R2}$$

The suggested value for R1+R2 is in the range of 220Kohm.



Figure 16. Output Power limitation



Over-temperature protection:

Over-temperature protection is based on chip temperature sensing. The minimum junction temperature at which over-temperature cut-out occurs is 140 °C while the typical value is 160 °C. The device is automatically restarted when the junction temperature decreases to the restart temperature threshold that is typically 22 °C below the shutdown value (see figure 17).

Figure 17. Sequence of operation in the case of thermal shutdown.





Design Guidelines:

With reference to the two schematics shown in figures 3 and 4, the basic design guidelines are given hereafter. This procedure can be easily adapted to modify the circuit according specific needs. The same procedures were applied for a Windows based design software.

Topology:

Flyback Converter operating in the discontinuous inductor current mode.

In the discontinuous inductor current mode all the energy stored in the primary inductance of the flvback transformer must be zero at the end of each switching cycle. During the on time, all the energy taken from the input is stored in the transformer according the equation $E=1/2LI_{P}^{2}$. When the output Power MOSFET is switched off, the stored energy is for a major part delivered to the load and for a part is dissipated on the primary side because of the undesiderable leakage inductance. The power output to the load is equal to the energy stored in the inductance times the frequency and the efficiency: $P_{out} = \eta^* 1/2 L I_p^{2*} f_{sw}$. To assure discontinous operation and core reset, the Volt*second product across the primary of the transformer during reset must be equal or exceeding the Volt*second applied during the on time of the Power MOSFET output stage:

$$V_{FL} \bullet t_{reset} \ge V_{IN(min)} \bullet t_{on}$$

Input Section:

A standard input line filter, to reduce EMC down the maximum allowable value, is obtained with C1 and L1, and also with the common mode capacitor C9.

AC line voltage is rectified and filtered by the full bridge BR1 and C2 in order to create a high-voltage DC ranging - in the case of a wide input voltage range - from 120 to 380VDC. The value of C2 is determined by fixing the minimum input voltage for the converter circuit at full load, fixed to V_{MIN} =70V for this example. The worst case condition is fixed by the minimum line voltage of 85VAC, 50Hz. In this situation we have:

RMS line voltage = I_{RMS} = 85VAC

Peak no-load voltage on filter capacitor = V_{PEAK} = 120V

Capacitor voltage ripple at full load = $V_{ripple} = V_{PEAK}$ - V_{MIN} =120-70=50V

Since C2 must provide all energy requirement of the power supply during its discharge phase, the required energy for each charging phase (2 times for each line cycle) is:

$$W_{IN} = \frac{Power_{out}}{Efficiency} \bullet T_{D} = \frac{50}{0.75} \bullet T_{D}$$

where T_D is the discharging time of C2 at each half line cycle. It can be computed as

$$T_{D} = 5ms \cdot \left(1 + \frac{\arcsin\left(\frac{V_{MIN}}{V_{PEAK}}\right)}{90}\right) = 7ms$$

and the capacitor value can be calculated from:

$$W_{IN} = \frac{1}{2}C_2(V_{PEAK}^2 - V_{MIN}^2) = 465 \text{mJ}$$

Therefore :

$$C2 = \frac{2 \cdot W_{IN}}{V_{PEAK}^2 - V_{MIN}^2} = \frac{0.931}{120^2 - 70^2} =$$

= 98µF

In the application a standard value of 150µF, 400V is suggested which allows a good design margin and takes into account that the worst case condition for a standard electrolitic capacitor is C_{MIN} =($C_{NOMINAL}$ -20%) leading to a worst case value for C2_{MIN} of 120µF.

According to this definitive value for $C2_{MIN}$, the new discharging time of C2 can be computed as the solution of the equation :

$$\sqrt{V_{\text{PEAK}}^2 - \frac{2 \cdot \text{Power}_\text{out} \cdot \text{T}_{\text{D}}}{\eta \cdot \text{C2}_{\text{MIN}}}} =$$
$$= V_{\text{PEAK}} \cdot \sin(\varpi \cdot \text{T}_{\text{D}} - \frac{\pi}{2})$$

successive approximation with a dichotomic method.

With the above values, $T_{\rm D}$ is about 7.3ms. $V_{\rm MIN}$ can now be computed

$$V_{\text{MIN}} = V_{\text{PEAK}} \cdot \sin(\varpi \cdot T_{\text{D}} - \frac{\pi}{2}) =$$

= 120 \cdot \sin(2 \cdot \pi \cdot \sin 0.0073 - \frac{\pi}{2}) =
= 79.6V



Transformer

The aim of this paragraph is to calculate the primary inductance of the transformer and to fix all boundary design constraints including the core choice, turns calculation and windings AWG datas.

The maximum allowable duty cycle is defined by the breakdown capability of the output Power MOSFET (BV_{DSS} =600V min). At turn off the voltage across the power switch is V_{DS} = VDCmax + Flyback voltage + Leakage inductance spike.

Since VDCmax is 380V, we can fix by design:

V_{FL} = Flyback voltage = 100V

 V_{pp} = Leakage inductance spike = 600 - 380 - 100 = 120V

No margins are needed with respect to the breakdown voltage because of the avalanche capability of the device.

Under the above condition and for a minimum DC input voltage of 79.6V we can calculate the maximum duty cycle to stay in discontinuous mode operation,

$$D_{MAX} = \frac{V_{FL}}{(V_{MIN} - V_{TR}) + V_{FL}} = \frac{100}{79.6 + 100} = 55.7\%$$

Where V_{TR} is the voltage drop on the MOSFET power stage at I_{pk} . For this example $V_{TR} = 0V$.

The peak current on the primary inductance at full load (P₀=50W) and for a given (η = 0.75) is:

$$lpk = \frac{2P_0}{\eta \cdot (V_{MIN} \cdot D_{MAX})} = \frac{100}{0.75 \cdot 79.6 \cdot 0.557} = 3.0A$$

The primary inductance can then be calculated as:

$$L_{p} = \frac{V_{MIN} \bullet D_{MAX}}{I'_{pk} \bullet F_{SW}} = \frac{79.6 \bullet 0.557}{3.0 \bullet 100000} = 0.147 \text{mH}$$

The leakage inductance, L_{pl} , can be assumed with good approximation equal to 5% of L_p having $L_{pl}=0.05 \bullet L_p=7.3 \mu H$

A possible core selection for a similar transformer is the very common ETD29 core with a ferrite grade 3C85 that is able to work at F_{SW} = 100KHz with acceptable core losses.

From the ETD29 datasheets we have:

- * Effective Area $A_e = 76 \text{mm}^2$;
- * Suggested Flux density B_{max} = 0.125T (to limit core losses);
- * Average lenght of turn LAVG=53mm.

The primary turns N_P can be calculated as:

$$N_{\rm P} = \frac{L_{\rm P} \cdot I_{\rm pk}}{B_{\rm MAX} \cdot A_{\rm e} \cdot 10^{-6}} = \frac{147 \cdot 10^{-6} \cdot 3.0}{0.125 \cdot 76 \cdot 10^{-6}} = 47$$

The power secondary turns $\ensuremath{\mathsf{N}_{\mathsf{spower}}}$ can be calculated as:

$$N_{\text{SPOWER}} = \frac{N_{\text{p}} \cdot (V_{\text{out}} + V_{\text{diode}})}{V_{\text{FL}}} = \frac{47 \cdot (12 + 0.7)}{100} = 6$$

and for primary regulation,

$$N_{Paux} = \frac{N_{P} \cdot (13 + V_{diode})}{V_{F1}} = \frac{47 \cdot 13.7}{100} = 6.44$$

while for secondary regulation,

$$N_{Saux} = \frac{N_{P} \cdot (11 + V_{diode})}{V_{FL}} = \frac{47 \cdot 11.7}{100} = 5.50$$

The air gap can be calculated as,

$$A_{G} = \frac{4\Pi \cdot N_{P} \cdot I_{pk}}{B_{MAX} \cdot 10^{4}} = \frac{4\Pi \cdot 47 \cdot 3.0}{0.125 \cdot 10^{4}} = 1.42 \text{mm}$$



At this point it is possible to choice the copper section for primary and secondary windings. Under the condition to accept 1W copper lossess in the worst case condition we can easily calculate the theoretical copper section. Our simplified choice is to split the losses between the primary and the secondary windings (0.5+0.5W) and to use several wires of little section paralleled together.

. This in order to minimize the skin effect or penetration depth (0.024cm @ 100KHz) otherwise resulting in un-acceptable AC resistance.

Taking as example the primary winding and considering 0.5W total copper losses we can calculate the resulting allowable resistance:

$$R_{P} = \frac{P_{P}}{f_{RMS}^{2}} = \frac{P_{P}}{I_{pk} \bullet \sqrt{(D_{MAX}/3)}} = \frac{0.5}{3.0 \bullet \sqrt{(0.556/3)}} = 0.3044 \Omega$$

and considering that we have 47 turns with an average length of 53mm,

$$R_{\rm P}/cm = \frac{R_{\rm P}}{47 \cdot 5.3} = 0.00122 \Omega/cm$$

, this resistance value can be achieved using 4 paralled AWG29 wires.

Withe the same procedure we can calculate for the power secondary winding that are needed 7 paralleled AWG24 wires.

Snubbing Circuit:

The network **D1**, **Rx**, **C10** limits the voltage spike at turn-off caused by the leakage inductance L_{pl} of the power transformer T1. The energy stored in the leakage inductance, is transferred to the capacitor C10 which is dimensioned according the following equation (taking into consideration that capacitor has a residual voltage egual to V_{fl} at turn off).

$$C10 = \frac{L_{pl} \bullet I_{pk}^2(max)}{V_{pp}^2}$$

where:

 L_{pl} = Leakage inductance = 7.3 µH ;

 V_{pp} = Allowable Voltage spike due to leakage inductance = 120V for this example

$$C10 = \frac{7.3 \cdot 10^{-6} \cdot 3^2}{120^2} = 0.00477 \mu F \cong 5.6 nF$$

The resistor Rx is calculated under the hypothesis to discharge C10 during a period leaving a residual voltage of $V_{\rm fl}$ at the time of the next turn-off.

$$Rx = \frac{T}{C10 \cdot \ln\left(1 + \frac{V_{PP}}{V_{FL}}\right)} = \frac{10 \cdot 10^{-6}}{5.6 \cdot 10^{-9} \cdot \ln\left(1 + \frac{120}{100}\right)} = 2289\Omega = 2.2k\Omega$$

The power dissipated in Rx is the energy discharged from C10 times the switching frequency, here fixed by design to 100KHz :

$$P_{d} = \frac{1}{2} \cdot C10 \cdot ((V_{FL} + V_{PP})^{2} - V_{FL}^{2}) \cdot f =$$

= 10.53W

This value is rather pessimistic because part of the leakage energy is absorbed by local parasitic capacitance, and an another part is restituted back to the secondary side because of the recovery time of the diode D1. The computed values here above gives a first guess of what could be the sizing of the snubber. Practical measurements will provide the final components choice.

Another topology can be used for clamping the voltage on the drain of the device, with transil. Suited types (1.5KExxx or BZW80/xxx) are available from ST, and offers good operation in every condition (input voltage and/or output power variations). Particular care should be taken to the design of the snubber circuit, when low mains power is required in converter stand by mode. In this case, the transil device is definitively the better one.



Output Filter:

The network **C7+C7'**, **L2**, **C8** in figure 4, provides filtering of the output voltage to meet the output ripple specification. To calculate the capacitors values it is necessary to consider that these components are not ideal. Each capacitor has resistance R_0 and inductance L_0 in series. These are referred to as the *equivalent series resistance* (**ESR**) and *equivalent series inductance* or (**ESL**).

Up to 200KHz operation L_0 can be neglected for the output ripple determination.

This means that we have two ripple components due to R_0 and C_0 not in phase. For a worst case comparison, however, it can be assumed that they are in phase.

From the practical point of view it is possible to demonstrate that to calculate the capacitor value it is enough to calculate the ESR value for having a certain output ripple and choose in the capacitor catalogue that value of capacitor that shows the needed ESR at the switching frequency. More commonly, it is possible to find in the catalogues the value $R_0^*C_0[\Omega^*\mu F]$.

If we need to have a voltage ripple, $V_{\rm 07pp},$ of 0.50V across C7 we can calculate:

$$\mathsf{ESR}_{\mathsf{C7}} = \mathsf{R}_{\mathsf{07}} = \frac{\mathsf{V}_{\mathsf{07pp}}}{\mathsf{I}_{\mathsf{Spk}}}$$

Where:

$$I_{\text{Spk}} = \frac{2 \cdot I_{\text{out}}}{(1 - D_{\text{max}})} = \frac{2 \cdot 4.16}{(1 - 0.557)} = 18.80\text{A}$$

Therefore:

$$\mathsf{ESR}_{\mathsf{C7}} = \mathsf{R}_{\mathsf{07}} = \frac{0.50}{18.80} = 0.027 \Omega$$

Considering that an average quality capacitor suitable for 100KHz operation shows a value $R_0 C_0^* = 65 [\Omega^* \mu F]$, we can calculate :

$$C_{07} = C_7 = \frac{65}{0.019} = 2,445 \mu F$$

For the real application are used two capacitor in parallel (C7 and C7') respectively of 2,200 μF and 1,000 μF , 16V.

In order to further reduce the output ripple it is possible to add an additional L-C filter. In our example we need a ripple value across C8 (and the load) of V_{08pp} =0.10V.

For 100KHz operation a practical value of 1mH can be used for the series inductance. At 100KHz operation 1mH inductance leads to a resistance of R_{L2} =0.63 Ω .

Once again we can consider that the main source for the ripple on C8 is the ESR of the capacitor. If we consider the equivalent circuit showing only the resistive components of L2 and C8 at 100KHz, we can calculate ESR_{C8}:

$$\mathsf{ESR}_{C8} = \mathsf{R}_{08} = \frac{\mathsf{V}_{08pp} \cdot \mathsf{R}_{L2}}{\mathsf{V}_{07pp} \cdot \mathsf{V}_{08pp}} = \frac{0.1 \cdot 0.63}{0.5 \cdot 0.1} = 0.16 \,\Omega$$

Therefore:

$$C_{08} = \frac{65}{0.16} = 414 \mu F$$

The value used in the application is C8 = 470μ F.

The same results apply also to figure 3 where: C7 = 2,200 μ F, C7' = 1,000 μ F, L2 = 1 μ H, C8 = 470 μ F.

Closing the Feedback loop:

The objective of this paragraph is to give guidelines to design a closed-loop negative feedback system around the **VIPer100TM**. As shown in the next figure, the closed loop feedback system can be described in terms of 3 major elements:

G1: PWM, Integrated Power MOSFET and Transformer;

G2(s): Error amplifier and Compensation Network;

He(s): Output filter.

The gain loop parameters (gain and phase shift) can be represented using Bode plots. Since G1 and He(s) are predetermined by the application and the circuit topology, the task in closing the feedback loop is to define the characteristics of the error amplifier (if external) and related compensation network, G2(s), that results in the optimum closed loop gain-bandwidth for good dynamic response, line and load regulation and stability.







A common approach to design the desired closed loop characteristic is the following:

1) Represent the Bode plot of the transfer function G1*He(s);

 Define the optimum transfer characteristic to achieve good dynamic response, line and load regulation and stability;

3) Design the compensation network G2(s) in such a way that the sum of the gain of G2(s) and G1*He(s), matches the transfer characteristic defined at point 2.The phase margin must be verified as well.

At this point we need to know how to calculate the tranfer functions G1*He(s). We can make the following considerations:

$$I_{pk} = K \bullet V_{COMP} \quad (1), P_0 = \frac{V_0^2}{R_0} \quad (2),$$
$$P_0 = \frac{1}{2} \bullet L_P \bullet I_{pk}^2 \bullet f \bullet \eta \quad (3)$$

where K=1/H_{ID}

And combining (1), (2) and (3)

$$V_{0} = \sqrt{\frac{L_{p} \cdot l_{PK}^{2} \cdot R_{0} \cdot f \cdot \eta}{2}} =$$
$$= l_{PK} \cdot \sqrt{\frac{L_{p} \cdot R_{0} \cdot f \cdot \eta}{2}} =$$
$$= K \cdot V_{COMP} \sqrt{\frac{L_{p} \cdot R_{0} \cdot f \cdot \eta}{2}}$$

Thus, considering also the power transformer turns ratio n=Np/Ns, and that the values of primary inductance, filter capacitance and load resistance must be referred into the output we are monitoring according their respective turns ratios squared,

$$G1 = \frac{V_{D}}{V_{COMP}} = K \bullet n \bullet \sqrt{\frac{L'_{p} \bullet R'_{0} \bullet f \bullet \eta}{2}} =$$
$$= \frac{1}{H_{ID}} \bullet \sqrt{\frac{L_{p} \bullet R_{0} \bullet f \bullet \eta}{2}} \qquad (4)$$
And,
$$He(s) = \frac{1 + (s/\varpi z))}{1 + (s/\varpi p))}, P = \frac{1}{\Pi R'_{0}C'_{0}} \qquad (5),$$

$$Z = \frac{1}{2\Pi \cdot (\text{ESR})' \cdot C_0'} \quad (6)$$



where (ESR^{**}C'₀) in formula (6) is the (R₀*C₀) in $[\Omega^*F]$ related to the used capacitors (for our example 65*10⁻⁶ $[\Omega^*F]$)

To underline that, as reported in formula (5), the effective power cell pole of a discontinuous flyback is the double of the one of the load itself, when this load is constituted of a filtering capacitor and the load resistor. The theoretical explanation and some experimental measurements are reported in Appendix A.

Primary Regulation:

In the case of the application in fig. 2 (primary regulation), we have:

K=1 (see VIPer100[™] datasheet);

n = Np/Ns = 47/7 =6.7;

 $C_0' = 47 + 3670^*(6/7)^2 = 2743\mu F;$

Therefore,

$$G1 = 1\sqrt{\frac{147 \cdot 3.38 \cdot 0.1 \cdot 0.75}{2}} = 4 \cong 13 dB$$

at max load

The pole frequency of the output filter capacitance and load resistance is:

$$p = \frac{1}{\Pi \cdot R'_0 \cdot C'} = \frac{1}{3.14 \cdot 3.38 \cdot 0.002743} = 34 \text{Hz}$$

The zero frequency of the output filter capacitance and associated ESR is:

$$Z = \frac{1}{2\Pi \cdot \text{ESR}' \cdot \text{C}'} = \frac{1}{6.28 \cdot 65 \cdot 10^{-6}} = 2,450 \text{Hz}$$

The second step is to design the feedback transfer function G2(s) and to choose the values for the network ${\bf R_3}$ - ${\bf C_5}$ - ${\bf C_6}$

The following procedure can be applied:

1)To fix a pole of G2(s) at the zero of G1*He(s);

2)To cross 0dB for the overall transfer function at 1/3 of the frequency where is located the zero of G1*He(s). The crossing frequency is named f_{C0} ;

3)To fix a zero of G2(s) at 1/10 of f_{C0};

Therefore,

$$f_{CO} = \frac{2450}{3} = 817$$
Hz

 $G2(s)_{817Hz} = [(log817 - log34) \cdot 20 - 13] =$

= 14.82dB

At this point, since we know $g_m = 1.5 \text{ mA/V}$, we can fix R_3

 $R_3 \bullet g_m = 14.82 dB$ resulting in:

$$R_3 \cong 3.9 K \Omega$$

According the point 1), the pole of G2(s) is fixed by $C_6^{\ \prime}$

$$C_5 = \frac{1}{2 \bullet \Pi \bullet 3.9 \bullet 10^3 \bullet 2450} \cong 18 \text{nF}$$

(rounded to a commercial value)

According the point 3), the zero of G2(s) is fixed by C_{6}

$$C_6 = \frac{1}{2 \cdot \Pi \cdot 3.9 \cdot 10^3 \cdot 80} = 500 nF^{\cong} 560 nF$$

An additional pole is added at very low frequency by C_5 in parallel to C_6 and the internal resistance of the COMP pin that is equal to 330K Ω .

$$p = \frac{1}{2 \cdot \Pi \cdot 330 \cdot 10^3 \cdot 578 \cdot 10^{-9}} = 0.83 \text{Hz}$$

The phase margin for the overall transfer function at f_{C0} can be calculated as:

The same procedure can be repeated at min load (for this example 5W that leads to a R'_0=33.8 Ω

The gain Bode diagrams at max load and min load are represented in figures 19 and 20, while the phase Bode diagram for both cases is represented in figure 21.





Figure 20. Gain Bode Plot at Min Load





Figure 21. Phase Bode Plot





Secondary Regulation:

In the case of the application in fig. 1 (secondary regulation), we have:

K=1 (see VIPer100[™] datasheet);

n = Np/Ns = 47/6 =7.83;

$$C_0' = 3670 + 47^*(5/6)^2 = 3,702 \ \mu\text{F};$$

 $R_0' = (12)^2 / 50 = 2.88\Omega$ (min) ; $R_0' = (12)^2 / 5 = 28.8\Omega$ (max);

Therefore,

G1(s) =
$$1 \cdot \sqrt{\frac{147 \cdot 2.88 \cdot 0.1 \cdot 0.75}{2}} =$$

= 3.98 ≅12dB at max load

Compensation network

Built around R3, C5 and C6. Basically, it is possible to eliminate C5 and C6, but :

*C5 is needed because of noise filtering. It will be also used for setting a pole at the same place than the zero of the power cell, due to the ESR of the filtering output capacitor.

*In the general case, C6 will be used to build a soft start, because it is not really needed to provide the zero of the regulation loop. Its value will be in the range of a few mF, according to the following formula :

$$C_6 = \frac{I_{COMPHI} \bullet I_{SS}}{V_{COMP}^{NOM} - V_{COMPth}} \quad \text{where} :$$





The pole frequency of the output filter capacitance and load resistance is:

$$p = \frac{1}{\Pi \cdot R'_0 \cdot C'} = \frac{1}{3.14 \cdot 2.88 \cdot 0.003702} \cong$$

$$\cong 30 \text{Hz}$$

The zero frequency of the output filter capacitance and associated ESR is:

$$Z = \frac{1}{2\Pi \cdot \text{ESR}' \cdot \text{C}'} = \frac{1}{6.28 \cdot 65 \cdot 10^{-6}} = 2,450 \text{Hz}$$

The second step is to design the feedback transfer function G2(s) and to choose the value of all involved parts.

For a better understanding of the applied procedure some basic considerations should be considered with reference to figure 22. $I_{\rm COMPHI}$ and $V_{\rm COMPth}$ are given in the VIPer100 or VIPer50 datasheeets (They do not depend on the type of VIPer).

 $\ensuremath{t_{\text{SS}}}$ is the desired soft start time (Input parameter).

 $V_{\text{COMP}}^{\text{NOM}}$ is the nominal voltage on the compensation pin when in steady state. It can be computed from the other parameters of the software with the following formula :

$$V_{COMP}^{NOM} = H_{ID} \bullet I_{P} + V_{COMPoff}$$

where :

 $H_{\rm ID}$ and $V_{\rm COMPoff}$ are given in the VIPer100 or VIPer50 datasheeets (They do not depend on the type of VIPer).



t_{SS} is the desired soft start time (Input parameter).

 V_{COMP}^{NOM} is the nominal voltage on the compensation pin when in steady state. It can be computed from the other parameters of the software with the following formula :

 $V_{\text{COMP}}^{\text{NOM}} = H_{\text{ID}} \bullet I_{\text{P}} + V_{\text{COMPoff}}$ where:

 H_{ID} and $V_{COMPoff}$ are given in the VIPer100 or VIPer50 datasheeets (H_{ID} depends on the type of VIPer).

I_P is the peak primary current in steady state.

As we have : $V_{COMPoff} \approx \! V_{COMPth}$ it comes :

$$C6 = \frac{I_{COMPHI} \bullet I_{SS}}{H_{ID} \bullet I_{P}}$$

R3 will always have the same value, we suggest 1k Ω . This value avoids that at start up, the soft start function is hidden by too high an immediate voltage on the compensation pin (I_{COMPHI} • R_3) and provides correct large signal dynamic behaviour in case of large output current changes.

According to this value, C6 will always have a minimum value of 1μ F, in order to avoid any interference with the higher frequency poles and zeros of the overall regulation loop. This will be the value by default, if no soft start is needed, or if the desired soft start time leads to a lower value.

For our example, considering t_{ss} = 5msec, we have

$$C6 = \frac{600 \cdot 10^{-6} \cdot 5 \cdot 10^{-3}}{1 \cdot 3} = 1 \mu F$$

that is also the minimum allowed value for this specific suggested compensation network.

TL431 biasing

R8 provides a supplementary biasing current for the TL431. This biasing current is the sum of the one delivered by R8 and the one needed by the diode of the optocoupler. A good characteristic of the VIPer family is that this current is fixed (When in steady state) and doesn't depend on the output load. Therefore, a simple formula can be used to compute the value of this resistance, with sufficient margin for the large signal dynamic behaviour :

$$R8 = \frac{V_{FB}^{ISO1} + R_6 \cdot \frac{I_{COMPHI}}{G^{ISO1}}}{I_B^{U2}}$$

where :

 I_{COMPHI} is given in the VIPer100 or VIPer50 datasheeets (It doesn't depend on the type of VIPer).

 $V_{FB}^{\rm ISO1}$ and $G^{\rm ISO1}$ are respectively the forward voltage of the diode and the current gain of the optocoupler ISO1.

 $^{U2}_{B}$ is the needed biasing current of the TL431. It is about 1mA for classical devices. R_6 will be computed for loop stability purpose.

TL431 and optocoupler transfer function

The optocoupler diode current ld can be written as follows :

$$\mathsf{Id} = \frac{\mathsf{V}_{\mathsf{out}} - \mathsf{F}(\mathsf{s}) \bullet \mathsf{V}_{\mathsf{out}}}{\mathsf{R}_6} = \frac{1 - \mathsf{F}(\mathsf{s})}{\mathsf{R}_6} \bullet \mathsf{Vout}$$

where F(s) is the transfer function of the TL431 and associated components.

We have :
$$F(s) = -\frac{1}{R_7 \cdot C_X \cdot s}$$
 and therefore :
 $Id = \frac{1}{R_6} \cdot \frac{1 + R_7 \cdot C_X \cdot s}{R_7 \cdot C_X \cdot s} \cdot Vout$

Note that R5 never impacts on the small signal transfer function. It only sets the DC value of the output voltage. Its value can be fixed at $4.7 k\Omega$ and the one of R7 is defined accordingly :

$$R_7 = R_5 \cdot \left(\frac{Vout}{Vref} - 1\right)$$
 where:

Vout is the desired output voltage.

Vref is the reference voltage of the used programmable zener. Either 2.5V (The most conventional) or 1.25V (For micropower models).

For our example, considering a standard TL431 and V_{out} =12V, we have:

$$\mathsf{R}_7 = 4.7 \bullet \left(\frac{12}{2.5} - 1\right) \cong 18 \mathsf{K} \Omega$$



The overall transfer function of the TL431 and the optocoupler can be expressed as follows :

$$G2(s) = \frac{V_{COMP}}{V_{out}} = \frac{V_{COMP}}{Id} \bullet \frac{Id}{V_{out}} = -G^{ISO1} \bullet \frac{1 + R_3 \bullet C_6 \bullet s}{(C_5 + C_6) \bullet s \bullet (1 + R_3 \bullet \frac{C_5 \bullet C_6}{C_5 + C_6} \bullet s)} \bullet \frac{1}{R_6} \bullet \frac{1 + R_7 \bullet C_X \bullet s}{R_7 \bullet C_X \bullet s}$$

Taking into account that C5 is much smaller than C6 :

$$G2(s) = -G^{ISO1} \bullet \frac{1 + R^3 \bullet C^6 \bullet s}{C_6 \bullet s \bullet (1 + R_3 \bullet C_6 \bullet s)} \bullet \frac{1}{R_6} \bullet \frac{1 + R_7 \bullet C_X \bullet s}{R_7 \bullet C_X \bullet s}$$

This transfer function can be represented by the following theoretical phase and gain diagram (The formula for the negative sign has been omitted) :

Figure 23. Theoretical Gain and Phase behaviour





As it can be seen, a flat gain with a zero phase value extends from F2 to F3. The bandwidth of the regulation loop must lie in this range. First set of components value :

1)To fix F3 at the zero of the power cell. This gives C5.

2)To cross 0 dB for the overall transfer function at 1/3 of the frequency where is located the zero of the power cell. This crossing frequency is named Fco. This gives R6.

3)To fix F2 at 1/10 of Fco. This gives Cx. Therefore, for the condition 2), we have:

 $FCO = \frac{2450}{3} = 817Hz$

 $G_{2(s)_{817H_{7}}} = [(log 817 - log 30) \cdot 20 - 12] =$

= 16.73dB

At this point we can calculate C5, R6 and Cx:

$$C5 = \frac{1}{2 \cdot \Pi \cdot R_3 \cdot F3} = \frac{1}{6.28 \cdot 1 \cdot 10^3 \cdot 2450} \cong$$

\$\approx 68nF_and\$

 $\stackrel{\cong}{=} 68\text{NF} \text{ and,} \\ Cx = \frac{1}{2 \cdot \Pi \cdot R_7 \cdot (F_{CO}/10)} =$ $=\frac{1}{6.28\cdot18\cdot10^3\cdot80}\cong100\mathrm{nF}$

Figure 24. Gain Bode Plot at Max Load

And, considering an optotransistor with $G^{ISO1} = 0.5$,

$$\mathsf{R6} = \frac{\mathsf{G}^{\mathsf{ISO}} \bullet \mathsf{R}_3}{\mathsf{G2}(\mathsf{s})_{\mathsf{FCO}}} = \frac{0.5 \bullet 1 \bullet 10^3}{6.86} \cong 82\Omega$$

At this point, considering $V_{FB}^{ISO1} = 1V$, we can calculate R8 as, l.

$$R_{8} = \frac{V_{FB}^{ISO1} + R6 \cdot \frac{COMPHI}{G^{ISO1}}}{I_{B}^{U2}} = \frac{1 + 82 \cdot \frac{600 \cdot 10^{-6}}{0.5}}{1 \cdot 10^{-3}} \approx 1.2 \text{K} \Omega$$

The last step is to calculate the zero due to R3 and C6, as:

$$F1 = \frac{1}{2 \bullet \Pi \bullet R_3 \bullet C_6} = \frac{1}{6.28 \bullet 1 \bullet 10^3 \bullet 1 \bullet 10^{-6}} =$$

= 159Hz

The same procedure can be repeated at min load (for this example 5W that leads to a $R'_0=28.8\Omega$

The gain Bode diagrams at max load and min load are represented in figures 24 and 25, while the phase Bode diagram for both cases is represented in figure 26.









Figure 26. Phase Margin Bode Plot





Appendix A:

OUTPUT LOAD DOUBLING IN DISCONTINUOUS FLYBACK

<u>Scope</u>

This document gives some explanation on the fact that the effective power cell pole of a discontinuous flyback is the double of the one of the load itself, when this load is constituted of a filtering capacitor and the load resistor. It can be also extended very easily to other types of loads, like constant current or constant voltage absorber (Batteries).

Pole doubling explanation

A discontinuous flyback can be considered as a constant power source. Each cycle delivers always the same energy, whatever the output voltage. This elementary energy can be conventionally expressed as :

$$\mathsf{E}_{\mathsf{OUT}} = \frac{1}{2} \bullet \mathsf{L}_{\mathsf{P}} \bullet \mathsf{I}_{\mathsf{P}}^2$$

The tangential slopes to the constant power curves at the working point give the equivalent characteristic of the power cell. The constant power curves being hyperbolas, it can be demonstrated that the intersection of these slopes with the X and Y axis are respectively 2*lout and 2*Uout. Therefore, the power cell can be identified with a voltage generator of which the value is 2*Uout, and the output impedance Zout is :

$$Zout = \frac{2 \cdot U_{out}}{2 \cdot I_{out}} = R_L$$







Where R_L is the output load. The total equivalent schematics of the converter power cell can be represented in the following manner in figure 28. And the output power cell pole F_P can be computed as :

$$\mathsf{F}_{\mathsf{P}} = \frac{1}{2 \cdot \Pi \cdot \frac{\mathsf{R}_{\mathsf{L}}}{2} \cdot \mathsf{C}} = \frac{1}{\Pi \cdot \mathsf{R}_{\mathsf{L}} \cdot \mathsf{C}}$$

It appears that this pole has a value twice higher than the conventional one computed directly from the simple observation of the output filter. The ESR of the capacitor C can also be added.

Figure 28. equivalent schematics of the converter power cell



The output load R_L can be replaced by a constant current source or a constant voltage to obtain the corresponding transfer functions of the total power cell. Note that in the case of a constant current source, we find a pole at:

$$p = \frac{1}{2 \bullet \Pi \bullet R_{L} \bullet C}$$

which is not so easy to guess from the normal schematics, and which really exists!

Measurement

A transferometer has been used to verify the above results. This apparatus has a sinusoidal generator and two analyser channels. It is able to give directly the transfer function of a circuit by doing the phase and gain ratio between the two channels. The schematics have been used with the standard 12V VIPer100 demoboard.

The generator is connected on the VDD supply, after the filtering capacitor. By doing so, the normal working point of the converter is not changed. The first analyser channel is connected on the compensation pin, and the second one on the output. The transfer function of the power cell is CH2/CH1. The results can be seen in figure 30.

The pole is a little bit more than 20Hz, and the zero at 550Hz. This can be observed from the phase crossing the -45° axis, or from gain variation of 3 dB. Here are the computations from standard formulas :

$$\frac{1}{2 \bullet \Pi \bullet R_5 \bullet C_6} = 10.6Hz \text{ and}$$
$$\frac{1}{2 \bullet \Pi \bullet R_4 \bullet C_6} = 557Hz$$



Figure 29. Measurement Schematic



Figure 30. Transfer function of the power cell





Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.

SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectonics.

© 1997 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta -Morocco - The Netherlands- Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A

